I. INTRODUCTION
A S PROCESS technology continuouslyshrinks, the power wall issue has become one of the most significant bottlenecks for integrated circuits [1] , [2] . Especially, the leakage power consumption occupies as much as half of the total power budget in a contemporary computing system [3] . To address this problem, spintronics emerges and its related nonvolatile memory has achieved a success in the past few years, e.g., toggle MRAM in 2006 and STT-MRAM in 2012 [4] - [6] . Recently, STT-MRAM has even been suggested as one of the most promising candidates for the next-generation universal memory technologies by ITRS [7] . Although promising, process, voltage and temperature (PVT) variations severely affect the reliability and performance of STT-MRAM as technology downscales [8] , [9] . Until now, lots of attempts have been done to address the process and voltage variations on STT-MRAM [10] - [13] , the impact of the temperature variation or thermal fluctuation, however, has not yet been comprehensively studied. Based on our investigations, when the temperature varies, the switching current and the TMR (Tunnel magneto-resistance) ratio of the MTJ device as well as the driving capability of the CMOS access transistor fluctuate accordingly, resulting in performance and reliability degradations of STT-MRAM. To investigate the thermal reliability and performance of STT-MRAM under the temperature variation, this paper developed a thermal model of the MTJ device. With the proposed MTJ thermal model, the behaviors of the hybrid MTJ/CMOS circuit under the temperature variations can then be characterized and the corresponding thermal optimization techniques can be studied. Afterward, a thermal-aware sensing circuit is proposed as a case study to exploit the thermal characteristics for improving STT-MRAM read reliability under the temperature variations.
The rest of this paper is organized as follows. Section II introduces the thermal issues of STT-MRAM, and Section III models the thermal behaviors of MTJ. A thermal-aware sensing circuit is proposed and discussed in Section IV. Finally, Section V concludes this paper.
II. THERMAL ISSUES OF STT-MRAMS
The typical cell structure of STT-MRAM consists of one transistor and one MTJ (1T1MTJ) connected in series as shown in Fig. 1 . The MTJ in the cell is considered as the storage element, while the transistor works as a switch to control the access condition of the cell. It also provides the bi-directional driving current to write data into or read data out from the memory cell. Due to the temperature fluctuations, failures may occur in STT-MRAM. These failures can be classified into three types: writing operation error, reading operation error and retention error. Writing operation error: When writing data "1" or "0" into the cell, a negative or a positive voltage is applied to the cell as shown in Fig. 1 (c) and (d) respectively. Writing errors may occur if the writing current amplitude is insufficient or (and) the pulse width is not long enough [14] . Generally, the writing pulse width for a memory chip is fixed, writing errors mostly result from the declined driving ability of the transistor under the temperature fluctuations [15] .
Reading operation error: Reading error commonly has two categories, including sensing error and read disturbance. In general, a relatively larger sensing current is preferred to improve sensing margin [16] . On the other hand, the sensing current should be much lower than the switching current of MTJ to avoid the read disturbance during the reading "1" operation. Particularly, both the sensing current and switching current of MTJ varies under the temperature fluctuations, increasing the read reliability challenges. In practice, writing operation error can be robustly tackled by providing a sufficient writing current with high amplitude or (and) long pulse width. Reading operation error, however, cannot be effectively resolved in a similar way, owing to the intrinsic trade-off between sensing error and read disturbance [17] . Therefore, this paper focuses on the read reliability under the temperature variations.
Retention error: Retention error, which depends mainly on the thermal stability factor, refers to the accidental MTJ flipping during the idle state. Unfortunately, the thermal stability factor decreases with respect to the temperature, adding challenges on STT-MRAM reliability under the temperature fluctuations.
Both MTJ and transistor are the temperature dependent devices. The writing, reading and retention conditions of STT-MRAM change due to the temperature variations. Until now, the thermal property of a transistor has been investigated thoroughly. This paper focuses on the thermal behaviors of the MTJ device. There are many works on studying the switching behaviors of MTJ device under the temperature variations, but an electrical model capturing the thermal properties of the MTJ device is still missing for circuit design and evaluation [18] , [19] . In this paper, we first present a compact 40 nm PMA MTJ model that includes the thermal properties. Then, a thermal-aware sensing circuit is proposed to tackle the reading operation issues on the basis of the proposed PMA MTJ model. 
III. THERMAL MODELING OF MTJ
Both the critical switching current and TMR are temperature dependent [20] , [21] . A 40 nm compact SPICE model that describes the thermal behaviors of the critical switching current and TMR of a PMA (Perpendicular Magnetic Anisotropy) MTJ device is developed with Verilog-A language. Physical parameters of the MTJ used in this work are shown in Table I . Some of the parameters are actually constants, while others are dependent on the material composition and structures of the MTJ nanopillars [22] . The thickness of the oxide layer of MTJ cannot be too thick to let electrons tunneling, and also cannot be too thin in case of breakdown with large voltage bias. The oxide thickness can be adjusted, and according to recent experimental results, 0.85 nm to 1nm is preferable for a good tradeoff [23] - [25] .
A. TMR Temperature Dependency
The TMR, defined as T MR = (R H − R L )/R L , indicates the resistance difference between the antiparallel and the parallel states of an MTJ. Many experimental results have shown that the high resistance R H depends on the temperature; however, the low resistance R L almost keeps constant under the temperature fluctuations [26] . The thermal properties of TMR are investigated by considering the magnon assisted tunneling model and thermal smearing model in [27] . Different from it, the thermal properties of TMR in this model are on the basis of Shang's model and the temperature dependence of spin polarization percentage. According to [28] , the conductance of an MTJ is expressed as follows,
the first term represents the spin dependent part, and G S I is the spin independent part (∼ T 1.35±0.15 ) of the conductance. θ is the angle between the magnetization directions of the free layer and that of the pinned layer (θ = 0°or 180°for parallel or antiparallel state respectively). G T = G 0 ωT /sin(ωT ) is the prefactor for direct elastic tunneling. G 0 is a constant, and ω = 1.387 × 10 −4 t ox / √ E. t ox is the thickness of the oxide layer and E is the energy barrier of MTJ, P 1 and P 2 (P 1 usually equals to P 2 ) are the spin polarization percentages of the free layer and the pinned layer respectively.
According to [28] , the temperature dependence of the spin polarization percentage P dominates the variation of the high resistance R H of an MTJ. With the temperature increasing, the spin polarization percentage P of a MTJs' ferromagnetic layers (both the free layer and pinned layer) decreases. It can be described by (2) [28] , [29] .
In (2), P 0 is the spin polarization percentage of an MTJ. α and β are parameters, which are related to the material and magnetic anisotropy of an MTJ, equal to 1.04 and 2.07 × 10 −5 respectively in this model. Spin-flip scattering was proposed to explain the temperature dependence of the spin polarization percentage [30] .
The TMR ratio of an MTJ without biasing voltage could be described by the following equation.
T MR(T
Then under a biasing voltage, it can be expressed by [31] , [32] ,
where TMR(0) is the TMR without biasing voltage at 0 K, V is the bias voltage on MTJ, V h equals to 0.5 V. The product of P 1 and P 2 can be expressed by TMR(0) as,
. Therefore, combining the (3) and (4), the TMR ratio under the temperature variations and biasing voltage can be expressed by (5), Fig. 2 shows the temperature-dependent TMR ratio of an MTJ derived from the above equation, which is consistent with the experimental results [27] . Note that the simulation results are obtained without voltage bias.
B. Switching Current and Switching Time
According to the switching time, the magnetization dynamics of an MTJ can be classified into two regimes: precessional switching regime and thermal activated switching regime [33] - [36] . In the follows, we will study the switching behaviors of MTJ under the temperature variations and model them in the precessional regime.
The magnetization switching dynamics of an MTJ is dominated by the spin polarized current flowing through it, and also impacted by the temperature. The critical current I C , which is defined as the smallest current to switch the MTJ state. In the precessional switching regime, the amplitude of the required switching current is generally larger than that of the critical current, and the switching time is then less than 10 ns. Because the spin polarization efficiency factor g and TMR ratio depend on the temperature, (6) can be obtained by replacing g with g(T) in Sun model [37] , which depends on the temperature and is calculated with (8) . In the precessional regime, the switching current and the switching time under the temperature variations can be calculated with (6) and (7) respectively [23] , [33] .
Here, α is the Gilbert damping coefficient, γ is the gyromagnetic ratio, e is the electron charge, μ B is Bohr magneton. μ 0 is the permeability of free space, M S is the saturation magnetization of MTJs' ferromagnetic layers, H K is the magnetic anisotropy field, V sl is the volume of free layer and E is the energy barrier. θ 0 is the initial angle of the magnetization direction of the free layer, which is thermally distributed and can be calculated by k B T /2E [35] . τ 0 ∼1.0 ns is the relaxation time, and λ is a coefficient λ= 0.2333, I is the writing current. As can be seen, when the temperature elevates, θ 0 increases, providing a larger spin torque to help MTJ magnetization switching [36] , [37] . In this case, MTJ switching time reduces under a high temperature, which has been experimentally verified [35] , [38] . Fig. 3 shows the simulation results with the thermal model in the precessional regime.
IV. STT-MRAM SENSING CIRCUIT DESIGN UNDER THE TEMPERATURE FLUCTUATIONS
As discussed above, the read reliability is heavily affected by thermal variations. In this section, we present a thermal-aware sensing circuit to effectively tackle this problem on the basis of the proposed 40 nm PMA MTJ model. 4 . The circuit of pre-charge sensing amplifier, data cell and reference cell. The resistance of the data cell branch is less than that of the reference cell. When V pre and V en are set to '1' from '0', and V clamp is enabled, the discharge current I D is larger than I R . QM will decline faster than QM. As QM reaches the threshold voltage of inverter, QM will discharge to '0', and QM increases to '1'. Fig. 4 shows the schematic of a typical sensing circuit of STT-MRAM, named pre-charge sensing amplifier (PCSA) [39] , which is composed of two inverters (MP1, MN0 and MP2, MN1), two PMOS transistors (MP0, MP3) in parallel with MP1 and MP2 respectively. N C 0 and N C 1 work as the clamp transistors, N A 0 and N A 1 are the accessing transistors ofthe data cell and the reference cell respectively. The sensing procedure is as follows: V pre and V en are first set to "0", and V clamp is set to "0", the drain terminals of N C 0 and N C 1 are pre-charged to V 0 and V 1 respectively without any standby currents in the circuit as N C 0 and N C 1 are closed. V 0 and V 1 are equal in the pre-charge stage and become unequal in the following discharge stage. As V pre and V en are set to "1" from "0", and V clamp is enabled, the pre-charged voltages start to discharge. The discharge speeds are different between the data cell branch and the reference cell branch due to their different resistances. In Fig. 4 , the resistance of MTJ D 0 in the parallel state is less than that of the reference cell. Therefore, the current flowing through the data cell branch is larger than that of the reference cell (I D > I R ), QM will decline faster than QM. When QM is lower than the threshold voltage of inverter, the two inverters will reach at a stable state ( QM = '0', QM = '1'). Thus, the sense amplifier can amplify the difference to a full-swing voltage output, and data stored in the data cell is sensed out.
A. PCSA and Its Temperature Dependences
In PCSA, sensing margin is computed by the resistance difference of the data cell and the reference cell, and can be reflected by the amplitude of currents I D and I R . Therefore, the sensing margin of the PCSA circuit can be calculated by (9) .
It is found that the sensing margins are inversely proportional to the temperature. The reading operation error rate is determined by the amplitude of the sensing margin. Larger sensing margin is preferred to obtain lower reading operation error rate. In order to increase the sensing margin when the temperature increases, one practicable way is to increase the sensing current. Increasing transistor channel width can increase sensing current, but its amplitude cannot be tuned automatically under the temperature fluctuation, and will seriously result in read disturbance when sensing "1" if sensing current is too large. Therefore, it is critical and beneficial to compensate sensing current automatically in high temperature without aggravating read disturbance. In the follows, it provides a thermal-aware circuit to control the gate voltage of NMOS transistor, and then automatically compensate the sensing current loss. Fig. 5 shows the schematic of the proposed thermal-aware circuit, which comprises an MTJ (MTJ T ) in the antiparallel state and an NMOS transistor (N T ), V out is the output of this TAC. The circuit is configured with the parameters listed in Table II . As indicated in the last section, the resistance of MTJ T in the antiparallel state reduces with the temperature, while that of N T has the contrary thermal property due to the increased scattering caused by thermal vibrations (phonons) as the temperature increases. Therefore, the output V out is thermal-aware and increases with the temperature, it can be calculated with (12). The When the temperature increases, the current of NMOS declines. However, the current of N C 0 can be compensated by V out , which increases with the temperature, while the current of N C 1 reduces due to the fixed gate voltage V G 1 . Simulation results are shown in Fig. 6, Fig. 7 and Fig. 8 . corresponding simulation results are shown in Fig. 6 .
B. Proposed Thermal-Aware Circuit (TAC)
The right part in Fig. 5 is used to carry out the comparative experiments. The simulation results are shown in Fig. 7 and Fig. 8 . The gate of N C 0 is controlled by V out , while that of N C 1 connects to the fixed voltage V G 1 . As indicated in Fig. 8 , the drain current of N C 1 declines with the temperature as expected. In Fig. 7 , the drain current of N C 0 has few variations around Vs = 1.6 V. This region can be used to compensate for the current loss of NMOS resulted from the temperature variations, which is specified by a brown circle. Before the region, N C 0 is overcompensated, its drain current increases as the temperature; while the current of N C 0 is undercompensated after the region. The amplitude of the output current meets the requirement for reading the MTJ. The lower or higher drain current of N C 0 can be reached by tuning V s and V bias in the circuit. With this knowledge, the sensing amplifier shown in subsection A will be adapted to work better under the temperature fluctuation as illustrated in the next subsection.
C. Proposed Thermal-Aware Sensing Amplifier (TASA)
Based on the proposed TAC, the PCSA in subsection A will be adopted to enhance its reliability under the temperature variations in this subsection.
In PCSA, the reading error rate increases due to insufficient sensing current in the high temperature. The currents cannot Fig. 9 . The schematic of TASA, data cell and reference cell. The upper part is TASA, which comprises TAC and the adopted PCSA; the left side is the data cell, and the reference cell is in the other side of bottom parts. While sensing, the discharge current will be compensated by the thermal-aware V out of TAC, which helps to enhance the reading reliability. be however increased simply by enlarging the channel width of transistors, which may result in read disturbance when reading "1". Note that N C 0 and N C 1 in Fig. 4 are transistors to clamp the voltage for reading data cell, this voltage can be changed by adjusting the gate voltage of N C 0 and N C 1 . With this idea, PCSA is adopted with the gate voltage of N C 0 and N C 1 , which are tuned by V out of TAC. Thus, the TASA is proposed to harden the reading reliability.
The schematic of TASA is shown in Fig. 9 , which comprises two parts. In the upside, the left part is TAC, and the right part is different from PCSA. It has two clamp transistors with their gate voltage controlled by V out of TAC. The data cell connects to the left branch of PCSA, while the reference cell connects to the right branch in the bottom of the circuit. As the sensing procedure indicated in subsection A, the resistance difference between the data cell and the reference cell is distinguished by measuring the amplitude of discharge currents with PCSA. The currents that decrease with the temperature in PCSA, however, can be compensated automatically in TASA. Therefore, the sensing amplifier has almost the same sensing margin as that at room temperature even under high temperatures. Reading "0" operation will be taken out as a case to exploit the thermal characteristics for improving STT-MRAM read reliability under the temperature variations in follows.
With the configuration in Table III , we use Cadence environment to study reading error rate of STT-MRAM with TASA and PCSA. The Monte Carlo simulation results are shown in Fig. 10 .
As can be seen, the reading operation error rates with PCSA increase with the temperature varying from 300 K to 400 K. However, the reading operation error rates with TASA almost keep a constant under the temperature variations. The largest 
